

---

# Time-to-Digital Converter Octa Channel TDC (Release 442, 443, 451, 461)



## Manual



**SURFACE** .....  
..... **CONCEPT**

All rights reserved. No part of this manual may be reproduced without the prior permission of Surface Concept GmbH.

## Surface Concept GmbH

Am Sägewerk 23a  
55124 Mainz  
Germany

phone: +49 6131 62716 0  
fax: +49 6131 62716 29  
email: [info@surface-concept.de](mailto:info@surface-concept.de)  
web: [www.surface-concept.de](http://www.surface-concept.de)


User Manual for the  
Octa Channel TDC  
Release 442, 443, 451, 461  
Manual Version 2.4  
Printed on 2021-08-06



# 1 Table of Contents

1	Table of Contents .....	3
2	Introduction.....	5
2.1	General Information .....	5
2.2	Safety Instructions .....	5
3	Installation.....	7
3.1	Initial Inspection.....	7
3.2	Cabling .....	7
3.3	Software Installation, Requirements and Interface .....	10
4	TDC Layout .....	11
4.1	Schematic Description of the Octa Channel TDC.....	11
4.2	Layout of the Octa Channel TDC .....	13
4.2.1	TDC Stop Inputs .....	14
4.2.2	TDC Start Input.....	14
4.2.3	TDC Start Output .....	15
4.2.4	Device Synchronization Signal Input/Output.....	15
4.2.5	Start Frequency Divider .....	16
4.2.6	Tag Signal Input .....	16
4.2.7	Master Reset Input .....	17
4.2.8	State Signal Input .....	18
4.2.9	Shutter Signal Input.....	18
4.2.10	Gate Signal Output.....	19
4.2.11	IP Address Setting and Hardware Reset .....	19
5	Technical Data.....	21
6	List of Figure .....	25

**This side has been left blank on purpose.**



# 2 Introduction

## 2.1 General Information

This manual is intended to provide an overview of the Octa Channel TDC in Release 442, 443, 451 and 461 as part of a delayline detector package. It is divided into 6 chapters. The chapter "Introduction" contains a brief description of the device. The chapter "Installation" refers to installation and cabling. The other chapters contain amongst others technical details and the description of the device layout.

## 2.2 Safety Instructions

Please read this manual carefully before performing any electrical or electronic operations and strictly follow the safety rules given within this manual.

The following symbols appear throughout the manual:



**Note**

The "note symbol" marks text passages, which contain important information/hints about the operation of the detector. Follow these information to ensure a proper functioning of the detector.



**Caution**

The "caution symbol" marks warnings, which are given to prevent an accidental damaging of the detector or the readout system. Do **NOT** ignore these warnings and follow them strictly. Otherwise no guarantee is given for arose damages.



The "high voltage symbol" marks warnings, given in conjunction with the description of the operation/use of high voltage supplies and/or high voltage conducting parts. Hazardous voltages are present, which can cause serious or fatal injuries. Therefore only persons with the appropriate training are allowed to carry out the installation, adjustment and repair work.



**Note**

Please also respect the Surface Concept Device Safety Instructions Manual in addition and all given safety rules within it.

*This side has been left blank on purpose.*



# 3 Installation

## 3.1 Initial Inspection

Visual inspection of the system is required to ensure that no damage has occurred during shipping. Should there be any signs of damage, please contact your provider immediately. Please check the delivery according to the packing list (see **Table 1**) for completeness.

- Octa Channel TDC (R442, R443, R451, R461)
- 1x USB cable (R442)
- 1x Ethernet cable (R443, R451, R461)
- 1x power cable

Table 1: Packing list for the Octa Channel TDC (R442, R443, R451, R461)

## 3.2 Cabling

The general connection scheme of the delayline detector including its readout package is shown in the corresponding delayline manual. A TDC specific connection scheme is given in **Figure 1a - c**.




Figure 1a: Specific connection scheme of the Octa Channel TDC R442 and R443 to a Surface Concept Delayline Detector.






Figure 1b: Specific connection scheme of the Octa Channel TDC R451 to a Surface Concept Delayline Detector.




Figure 1c: Specific connection scheme of the Octa Channel TDC R461 to a Surface Concept Delayline Detector.



### For all release versions

- First, use the „Ground“ connector (M4 screw) to ground the device.
- Use the DLD readout cable/s to connect the “Lines Out” sockets on the front of the ACU with the “TDC Input” sockets at the rear panel of the Octa Channel TDC.
- To perform time measurements with respect to an external clock, provide start pulses to the start input of the TDC. Use the BNC socket named “START IN” to apply LVTTTL (low voltage TTL) signals (see **Chapter 4.2** for detailed information).
- Connect the power cable to the main connector.
- Install the TDC device driver or software package prior to switching on the TDC.

### For release versions R442

- Use the USB cable to connect the Octa Channel TDC to the PC.
- Use BNC cables to connect your additional signals to the additional inputs of the TDC (e.g. TAG IN).
- Please note that all additional inputs are internally 50Ohm terminated and are laid out for 50Ohm terminated LVTTTL signal levels.

### For release versions R443, R451, R461

- Use the Ethernet cable to connect the Octa Channel TDC to the PC.
- Use BNC cables to connect your additional signals to the additional inputs of the TDC (e.g. TAG IN).
- Please note that all additional inputs are internally 50Ohm terminated and are laid out for 50Ohm terminated LVTTTL signal levels.

Finish the complete cabling before the TDC is turned on and the GUI software is started. Also, close the software and turn off the TDC before performing any changes to the cabling.

This applies especially to the connection and disconnection of the start input of the TDC. The start input of the TDC cannot handle pulses which are arriving in a time interval of smaller than 120ns, as they are produced by e.g. connecting to and disconnecting from the start input respectively.

If two subsequent pulses are applied to the start input of the TDC, the device will still deliver results, but these results will contain wrong timing information.



## 3.3 Software Installation, Requirements and Interface

All operation functions of the TDCs for data readout of the detector package are encapsulated in a dynamic linked library (scTDC1.dll). Data processing and presentation on the PC is realized by an end-user software (e.g. GUI). See the corresponding software manual for detailed information on the software package and the DLL interface.

The delivery package of the delayline detector includes a storage medium with hardware drivers and the GUI software. Connect the storage medium to your PC and install the software package as described in the Software Installation Manual.

Read-out of the TDC is done with a standard PC via USB (R442) or Ethernet (R443, R451, R461) connection. For the PC the following minimum system requirements are highly recommended:

- Processor: Quad Core
- RAM: 4GB
- Windows 7 or higher
- USB connection (no front panel connector) (R442)
- Ethernet connection (R443, R451, R461)

### For release version R442

Depending on the specific PC system used for the TDC readout (mainly depending on the specific USB3.0 chip used on the PC motherboard), the use of USB3.0 can lead to instabilities in the data communication. For those cases we recommend the use of USB2.0. The use of USB2.0 is always possible, but there might be limitations in the maximum count rates for certain detector types and/or detector operation modes.



## 4 TDC Layout

### 4.1 Schematic Description of the Octa Channel TDC

The Octa Channel TDC series combines the excellent performance of the GPX TDC chip with a high speed USB (R442) or an Ethernet interface (R443, R451, R461).

A field programmable gate array (FPGA) enables a comfortable setup and a variable data stream handling from the TDC via USB and Ethernet.

The main delayline detector functionality is permanently programmed. A complex FIFO design makes data losses almost impossible. The user DLL controls the data handling and streaming for the user.

The following brief description about the internal structure of the measurement unit is only informative:




Figure 2a: TDC block diagram (R442).




Figure 2b: TDC block diagram (R443, R451, R461).

The stop pulses are distributed via an input unit to the different stop inputs of the TDC, in a specific manner depending on the specific device layout. The arrival times of the pulses are measured by the TDC with respect to either an internal reference start signal, provided by the FPGA, or an external start signal. An internal electronics provides the TDC start signal to an additional BNC socket ("START OUT") for further extended measurement use. The measurement dwell times for data from the TDC are settled within the FPGA by a quartz stabilized time gate in an interval from 1ms to 1193h. The synchronization pulse for the external acquisition start ("SYNC IN") is transferred directly into the FPGA that controls the acquisition process. The FPGA also sends out a synchronization pulse for marking the end of an acquisition ("SYNC OUT"). Additional counter inputs (e.g. "TAG") and other inputs for advanced measurements are available.

The TDC data streaming is performed with a specific pre-conditioning of the DLD data, which includes channel pairing, pair result arithmetic and many more. Communication to and from the PC is achieved via a USB or Ethernet interface. Data streaming via the interface is provided without losses using a large memory buffer within the device.

## 4.2 Layout of the Octa Channel TDC



Figure 3: Layout of the Octa Channel TDC.

1. Device Ground Connection (R442, R443, R451, R461)
2. TDC Service Port, Ethernet socket for setting of static device IP address and hardware reset (R442, R443, R451, R461)
3. Power Socket (R442, R443, R451, R461)
4. BNC Socket for SHUTTER Input (R442, R443, R451, R461)
5. BNC Socket for TAG Input (R442, R443, R451, R461)
6. BNC Socket for MASTER RESET Input (R442, R443, R451, R461)
7. BNC Sockets for Device Synchronization Signal IN and OUT (R442, R443, R451, R461)
8. BNC Sockets for external START Input and general START Output (R442, R443, R451, R461)
9. BNC Socket for STATE Input (R442, R443, R451, R461)
10. 1x HDMI Socket (R451), 2x HDMI Sockets (R461), 4x HDMI Socket (R442, R443) named TDC 1 - TDC 4 for DLD Readout Cable from ACU with M3 Thread for Strain Relief
11. BNC Socket for GATE Output (R442, R443, R451, R461)
12. USB Connection Socket (R442) and Ethernet connection Socket (R443, R451, R461)



13. Power Switch to turn the TDC ON/OFF. Lighted, when set to ON (R442, R443, R451, R461)

### 4.2.1 TDC Stop Inputs

The Octa Channel TDC provides 1x (R442, R443), 2x (R451) and 4x (R461) HDMI sockets ("TDC 1" - "TDC 4") for 16 (R442, R443), 8 (R451) and 4 (R461) signal inputs from the ACU. The TDC inputs are laid out for PECL signal levels.

### 4.2.2 TDC Start Input

An external start signal must be provided to the TDC for real time resolved measurements. The external start signal must be applied as a LVTTTL (minimum amplitude of at least +2.1V on 50Ohms) signal to the "Start In" (BNC socket). The start signal must always be in 50Ohm technique as the "Start In" is terminated with 50Ohms internally within the TDC. In addition the software must be set to accept external start signals, by changing the corresponding entry in the tdc\_gpx3.ini file.

The corresponding entry in the tdc\_gpx3.ini file is:

**Ext\_Gpx\_Start = X**

X is either NO or YES. **The default setting is NO.**

"Ext\_Gpx\_Start" = YES must be set for the TDC to accept the external start signal.

In addition the following entries in the tdc\_gpx3.ini must be set as follows:

**StartCounter = YES**

**StartPeriod = 0x800000**

Measurements are performed in respect to an internal start signal of the TDC when "Ext\_Gpx\_Start" = NO. This internal start signal has no time correlation to any external clock and therefore also not to the incoming stops. The internal start signal can be used for pure 2D(x, y) measurements. Any external start signal must be disconnected from the start input of the TDC, when working with the internal start signal.

The rise time of the external start signal is of great importance, the faster the rise time, the better the time resolution. The maximum frequency of the start pulse must not exceed 9MHz.



**Note**

Take care that measurements are performed either with the internal start signal (Ext\_Gpx\_Start = 0 respectively = NO) and no signal applied to the TTL Start Input (BNC socket) or with an external start signal (Ext\_Gpx\_Start = 1 respectively = YES) applied to the TTL Start Input. In all other cases the TDC is not working correctly.



**Note**

Do not forget to save the ini file after any changes you make and restart the software. For further information check the software manual.



The start input of the TDC cannot handle pulses which are arriving in a time interval of smaller than 120ns (e.g. as produced by connecting/ disconnecting the start signal during TDC operation). If two such subsequent pulses are applied to the start input of the TDC, the device will still deliver results, but these results might contain wrong timing information.

The maximum frequency for the start signal is 9MHz. Larger start pulse frequencies must be divided down with an appropriate frequency divider (e.g. divider with factor of 16 for 80MHz start pulse frequency).



The temporal resolution is influenced mainly by the quality of the start signal because the TDC measures the time in a leading edge determination. Therefore, if the start signal is varying in time, one needs to process it by means of a constant-fraction-discriminator or similar external electronics components.

### 4.2.3 TDC Start Output

The TDC holds an internal electronics, which provide the TDC start signal for further extended measurement use. The "START OUT" (BNC socket) provides either the external start if applied or the internal start, generated by the FPGA.

### 4.2.4 Device Synchronization Signal Input/Output

The data acquisition can be synchronized to an external signal for various measurement applications linked to external devices. This device synchronization signal has to be applied as LVTTTL signal to the "SYNC IN" (BNC socket) of the TDC. This functionality is switched on/off within the tdc\_gpx3.ini file.

The corresponding entry in the tdc\_gpx3.ini file is:

**Ext\_trigger = X**


X is either NO or YES. **The default setting is NO.**

The TDC ignores any external synchronization signals if "Ext\_trigger" = NO. In case that "Ext\_trigger" = YES and the "Sync In" signal is not provided, the device will not come to operation at all.

The TDC provides always a LVTTTL signal on the "SYNC OUT" BNC socket after the end of each acquisition, independent on the setting of "Ext\_trigger".



**Do not forget to save the ini file after any changes you make and restart the software. For further information check the software manual.**





## 4.2.5 Start Frequency Divider

The maximum start frequency for the Octa Channel TDC is restricted to 9MHz. To cope with larger start frequencies the Octa Channel TDC is equipped with an internal start frequency divider for external start frequencies of up to 150MHz (this mode only works when using the external start input). Herewith the frequency divider can operate with different dividing factors, which can be set within the software, to always guarantee a start frequency of below 9MHz.

The frequency divider is switched on/off within the `tdc_gpx3.ini` file, in which also the dividing factors are set.

The corresponding entry in the `tdc_gpx3.ini` file is:

**Start\_Divider = X**

X is an integer value and must be one of the following values: 0, 2, 4, 8, 16 or 32. The value 1 is not allowed.

**The default setting is 0**

X = 0 switches off the start divider and leads to normal operation without dividing the start frequency.

The time histogram will appear X times in series, when using a dividing factor of X. This is due to the fact that only each 1st start pulse out of a sequence of X start pulses will be accepted as start signal, while all stop signals are detected. This leads to the multiple time histograms that appear sequentially in time. The multiple histograms can be resorted to one single time histogram by a MODULO-operation during data analysis.

## 4.2.6 Tag Signal Input

The tag input is an additional counter input for signal counting. The counter number is included into the general data stream of the TDC. The tag signal has to be applied as a LVTTTL (low voltage TTL) signal on 500ohms to the "TAG IN" (BNC socket) of the TDC.

In addition changes in the `tdc_gpx3.ini` file must be made for the tag signal to be registered by the TDC.

The corresponding entry in the `tdc_gpx3.ini` file is:

**TimeTag = X**

X is an integer value and must be one of the following values: 0, 1, 2, 3, 4, 5 or 6.

**The default setting is 0.**

Each value represents a certain functionality, which is described below:

- TimeTag = 0** ;tag counting is switched off and any signal to the "TAG IN" is ignored, nBytes can be set to 4 or 8 (see below for further details on nBytes). Also any state input, master reset input or ADC input signals are ignored.
- TimeTag = 1** ;the tag is counting the internal 80MHz clock signal of the FPGA and is therefore functioning as a timer. Any signal to the "TAG IN" is ignored. This mode is not working in combination with the state input.
- TimeTag = 2** ;the tag is counting the external LVTTTL signal applied to the "TAG IN". The counter is reset with the start of a new measurement. This mode is not working in combination with the state input.
- TimeTag = 3** ;tag counting is switched off and any signal to the "TAG IN" is ignored. This value must be set for using the ADC functionality in combination with the state input and the master reset input.
- TimeTag = 4** ;corresponds to the setting of TimeTag = 3.
- TimeTag = 5** ;must be set for using the tag as timer (similar to TimeTag = 1) but in combination with the state input. A pulse on "TAG IN" resets the timer to 0.
- TimeTag = 6** ;must be set for using the tag as counter (similar to TimeTag = 2) but in combination with the state input.

The number of bits which are available for each detector event (x, y, t) is defined by an additional parameter called "nBytes" in the tdc\_gpx3.ini file.

The corresponding entry in the tdc\_gpx3.ini file is:

**nBytes = X**

X is an integer value of either 4 or 8. **The default setting is 8.**

## 4.2.7 Master Reset Input

The master reset input is treated as an additional sign signal within the TDC and is counted up in a software counter within the dll.

In addition the master reset input is connected to the reset pin of the TDC chip. Each time a signal is applied to the master reset input the corresponding software counter is counting up and the input and output FIFOs of the TDC chip are cleared (all old TDC data are erased).

A LVTTTL (low voltage TTL) signal on 50Ohms has to be applied to the "MASTER RESET IN" (BNC socket) of the TDC.



## 4.2.8 State Signal Input

The state signal has to be applied as a LVTTTL (low voltage TTL) signal on 50Ohms to the "STATE IN" (BNC socket) of the TDC.

In addition, the value of the variable named "TimeTag" in the tdc\_gpx3.ini file (depending on the software version which is used) must be adapted for the state signal to be registered by the TDC.

The state signal input assumes values 0 or 1, depending on the given electronic level of the LVTTTL signal (low or high).

For the state input to be functioning the following variables in the tdc\_gpx3.ini must be used:

**TimeTag = 3** ;must be set for using the state input in combination with the ADC functionality and the master reset input. The tag counting is switched off and any signal to the "TAG IN" is ignored.

**TimeTag = 4** ;corresponds to the setting of TimeTag = 3

**TimeTag = 5** ;must be set for using the state input. Hereby the state input functions in combination with the tag signal functioning as a timer, counting the internal 80MHz clock signal of the FPGA. A signal on "TAG IN" resets the timer to 0.

**TimeTag = 6** ;must be set for using the state input. Hereby the state input functions in combination with the tag signal functioning as a counter, counting the external LVTTTL signal applied to the "TAG IN".

## 4.2.9 Shutter Signal Input

The shutter signal allows to prevent stop signals which belong to a specific start signal to be respected by the TDC. Each time a new start signal is applied (independent if it is an external start signal or an internal one), the TDC checks if the shutter signal is applied. In case it is applied (high level on the shutter input), the TDC ignores all incoming stop signals which belong to that specific start signal, meaning all incoming stop signals are ignored and not fed into the data stream until the next start signal arrives, at which point the shutter signal is checked again. Independent on if the shutter signal is applied or not, each start signal is counted by the start counter.

The shutter signal has to be applied as a LVTTTL (low voltage TTL) signal on 50Ohms to the "SHUTTER IN" (BNC socket) of the TDC.

## 4.2.10 Gate Signal Output

The TDC can provide an additional signal which is in correlation to the internal start signal of the TDC. This signal is not provided with each internal start, but only once at the beginning of each measurement. It is provided as a low voltage TTL signal to the "GATE OUT" (BNC socket) of the TDC.

The gate out signal can be used e.g. to extend the measurement range of the TDC from the standard 40µs to a virtual unlimited measurement range. For this it is necessary that the TDC triggers the time resolving application/ source (e.g. laser system) of the customer instead of using a reference signal from the customer's application/ source as external start signal for the TDC. This is significantly different to the normal time resolved operation mode. The length of the extended measurement range is defined one by one by the acquisition time of the measurement (e.g. an acquisition time of 10ms is used to define a measurement range of 10ms).

In addition changes in the tdc\_gpx3.ini file must be made for the gate out signal to be provided by the TDC.

The corresponding entry in the tdc\_gpx3.ini file is:

**Measurement\_to\_Start\_Sync = X**

X is either NO or YES. **The default setting is NO.**

"Measurement\_to\_Start\_Sync" = YES must be set for the TDC to provide the gate out signal.

In addition the following entries in the tdc\_gpx3.ini must be set as follows:

**StartCounter = NO**

**StartPeriod = 0**

## 4.2.11 IP Address Setting and Hardware Reset

The TDC comes with a second Ethernet connector to allow to set the static IP Address of the TDC as well as to allow a remote hardware reset.


The TDC itself can only handle static IP addresses but no dynamically ones given via DHCP. It comes with a predefined factory IP address, which can be used to connect the TDC to a PC. In this case the TDC must be connected directly to a free network connector of the PC (it is recommended to use a PC with a second network connector available, so that the first one can be used for connecting the PC to a general network). The network port of the PC must be configured accordingly to the IP address of the TDC which is as follows:

**static IPv4 address (predefined factory address): 10.0.0.20**

**subnet mask: 255.255.255.0**



See also the DLD Device Driver and Software Installation Manual for further details.





The IP address can be changed to adapted to the configuration of a local existing network. This would allow to connect the TDC to any Ethernet connector of the network. None the less, it is strongly recommended to connect the TDC directly to the PC anyway, because otherwise the maximum data transfer (and with this connected any maximum transferred count rate) is depending on the current load of the network.

The IP address of the TDC is also given in the tdc\_gpx3.ini file. Therefore the corresponding entry in the ini file must be adapted for any change of the IP address.

The corresponding entry in the tdc\_gpx3.ini file is:

**sn = "XXX.XXX.XXX.XXX/Y"**

XXX.XXX.XXX.XXX is the IP address of the device, while y is a device index in case that more than one TDCs are connected at a time to the PC.

**The default setting is 10.0.0.20/1**

To change the IP address one must connect the TDC to a network using the TDC service port (see **Chapter 4.2**). This connects to an internal service module, which handles its own, separate IP address, which can be received from any local network via DHCP.

Commands to change the IP address must be passed as command lines via this service module. This can be done by using any SSH and telnet client software. To connect to the TDC via the service port one must provide the host name of the TDC as well a port number. The corresponding entries are:

**host name: scXXXXXXXXXX**

**port: 2553**

XXXXXXXXXX are the last 10 digits of the serial number, which can be found on a sticker on the back side of the TDC (e.g. 4517719001).

Instead of using the host name, one can also enter the IP address directly. But here it is referred to the IP address of the internal service module, which is often unknown, because it is received via DHCP. None the less, this might be necessary to do, in cases where no DNS service is available in the network. The DNS service is necessary to link the host name with the IP address of the service module.

The following commands for the service module are available:

**fi XXX.XXX.XXX.XXX** XXX.XXX.XXX.XXX is the new IP address of the device, while i is the device index.  
**The default setting for i is 0.**

**fr** Resets the TDC itself.

**w** Resets the service module.





## 5 Technical Data

### Octa-Channel-TDC - Release 442:

- 19" 3HE Rack Mount Housing
- Number of Stop Inputs: 16
- Number of Start Inputs: 1 (common start input usable as reset of the internal clock resolution adjust mode: quartz-accurate, adjustable resolution, insensitive to temperature variations, adjustable via software (no calibration necessary))
- Digital time bin resolution per channel: 27.4ps
- 5.5ns pulse-pair resolution on one channel and 0ns between two channels
- Trigger to rising edge
- Start retrigger rate (max): 9MHz
- Measurement range: 0ns – 40 $\mu$ s in start-stop operation (measurement range of 40 $\mu$ s corresponds to a start frequency of 25kHz)
- Internal start frequency divider (2-, 4-, 8-, 16- and 32-fold divider)
- Dynamic range: 2E19
- All channels provide precisely an equal resolution
- 32-fold multi-hit capability per channel
- 80MHz internal device measurement rate
- Stop Signal Input: Low voltage PECL (differential signal) on 4x differential multiline connector (adapted to connector layout of ACU of the detector head)
- External Start Signal Input: Low voltage TTL on 50Ohm BNC socket
- External Start Signal Output: Low voltage TTL on 50Ohm BNC socket
- Device Synchronization Signal Input: Low voltage TTL on 50Ohm BNC socket
- Device Synchronization Signal Output: Low voltage TTL on 50Ohm BNC socket
- Tag Signal, State Signal, Shutter Signal and Master Reset Input: Low voltage TTL on 50Ohm BNC socket
- Gate Signal Output: Low voltage TTL on 50Ohm BNC socket
- USB Interface for Data Transfer



## Octa Channel TDC - Release 443:

- 19" 3HE Rack Mount Housing
- Number of Stop Inputs: 16
- Number of Start Inputs: 1 (common start input usable as reset of the internal clock resolution adjust mode: quartz-accurate, adjustable resolution, insensitive to temperature variations, adjustable via software (no calibration necessary))
- Digital time bin resolution per channel: 27.4ps
- 5.5ns pulse-pair resolution on one channel and 0ns between two channels
- Trigger to rising edge
- Start retrigger rate (max): 9MHz
- Measurement range: 0ns – 40 $\mu$ s in start-stop operation (measurement range of 40 $\mu$ s corresponds to a start frequency of 25kHz)
- Internal start frequency divider (2-, 4-, 8-, 16- and 32-fold divider)
- Dynamic range: 2E19
- All channels provide precisely an equal resolution
- 32-fold multi-hit capability per channel
- 80MHz internal device measurement rate
- Stop Signal Input: Low voltage PECL (differential signal) on 4x differential multiline connector (adapted to connector layout of ACU of the detector head)
- External Start Signal Input: Low voltage TTL on 50Ohm BNC socket
- External Start Signal Output: Low voltage TTL on 50Ohm BNC socket
- Device Synchronization Signal Input: Low voltage TTL on 50Ohm BNC socket
- Device Synchronization Signal Output: Low voltage TTL on 50Ohm BNC socket
- Tag Signal, State Signal, Shutter Signal and Master Reset Input: Low voltage TTL on 50Ohm BNC socket
- Gate Signal Output: Low voltage TTL on 50Ohm BNC socket
- Ethernet Interface for Data Transfer





**Octa Channel TDC - Release 461:**

- 19" 3HE Rack Mount Housing
- Number of Stop Inputs: 8
- Number of Start Inputs: 1 (common start input usable as reset of the internal clock resolution adjust mode: quartz-accurate, adjustable resolution, insensitive to temperature variations, adjustable via software (no calibration necessary))
- Digital time bin resolution per channel: 27.4ps
- 5.5ns pulse-pair resolution on one channel and 0ns between two channels
- Trigger to rising edge
- Start retrigger rate (max): 9MHz
- Measurement range: 0ns – 40 $\mu$ s in start-stop operation (measurement range of 40 $\mu$ s corresponds to a start frequency of 25kHz)
- Internal start frequency divider (2-, 4-, 8-, 16- and 32-fold divider)
- Dynamic range: 2E19
- All channels provide precisely an equal resolution
- 32-fold multi-hit capability per channel
- 80MHz internal device measurement rate
- Stop Signal Input: Low voltage PECL (differential signal) on 2x differential multilane connector (adapted to connector layout of ACU of the detector head)
- External Start Signal Input: Low voltage TTL on 50Ohm BNC socket
- External Start Signal Output: Low voltage TTL on 50Ohm BNC socket
- Device Synchronization Signal Input: Low voltage TTL on 50Ohm BNC socket
- Device Synchronization Signal Output: Low voltage TTL on 50Ohm BNC socket
- Tag Signal, State Signal, Shutter Signal and Master Reset Input: Low voltage TTL on 50Ohm BNC socket
- Gate Signal Output: Low voltage TTL on 50Ohm BNC socket
- Ethernet Interface for Data Transfer

## Octa Channel TDC - Release 451:

- 19" 3HE Rack Mount Housing
- Number of Stop Inputs: 4
- Number of Start Inputs: 1 (common start input usable as reset of the internal clock resolution adjust mode: quartz-accurate, adjustable resolution, insensitive to temperature variations, adjustable via software (no calibration necessary))
- Digital time bin resolution per channel: 27.4ps
- 5.5ns pulse-pair resolution on one channel and 0ns between two channels
- Trigger to rising edge
- Start retrigger rate (max): 9MHz
- Measurement range: 0ns – 40 $\mu$ s in start-stop operation (measurement range of 40 $\mu$ s corresponds to a start frequency of 25kHz)
- Internal start frequency divider (2-, 4-, 8-, 16- and 32-fold divider)
- Dynamic range: 2E19
- All channels provide precisely an equal resolution
- 32-fold multi-hit capability per channel
- 80MHz internal device measurement rate
- Stop Signal Input: Low voltage PECL (differential signal) on 1x differential multiline connector (adapted to connector layout of ACU of the detector head)
- External Start Signal Input: Low voltage TTL on 50Ohm BNC socket
- External Start Signal Output: Low voltage TTL on 50Ohm BNC socket
- Device Synchronization Signal Input: Low voltage TTL on 50Ohm BNC socket
- Device Synchronization Signal Output: Low voltage TTL on 50Ohm BNC socket
- Tag Signal, State Signal, Shutter Signal and Master Reset Input: Low voltage TTL on 50Ohm BNC socket
- Gate Signal Output: Low voltage TTL on 50Ohm BNC socket
- Ethernet Interface for Data Transfer

## Line Input

Electrical Input (LINE)	85V – 260V, 50/60Hz
Power	65Watt (max.)
Fuse	1x T 1.6A



## 6 List of Figure

<b>Figure 1a:</b> Specific connection scheme of the Octa Channel TDC R442 and R443 to a Surface Concept Delayline Detector.....	7
<b>Figure 1b:</b> Specific connection scheme of the Octa Channel TDC R451 to a Surface Concept Delayline Detector .....	8
<b>Figure 1c:</b> Specific connection scheme of the Octa Channel TDC R461 to a Surface Concept Delayline Detector.....	8
<b>Figure 2a:</b> TDC block diagram (R442). .....	11
<b>Figure 2b:</b> TDC block diagram (R443, R451, R461). .....	12
<b>Figure 3:</b> Layout of the Octa Channel TDC. ....	13





# EC Declaration of Conformity

Manufacturer

Surface Concept GmbH  
Am Sägewerk 23a  
55124 Mainz  
Germany



phone: +49 6131 62716 0  
fax: +49 6131 62716 29  
email: info@surface-concept.de  
web: www.surface-concept.de

Product  
Model No.

Time Measurement System - TDC  
Octa Channel TDC  
(as part of the Delayline Detector Package)

The above named products comply with the following European directive:

- 89/336/EEC Electromagnetic Compability Directive, amended by 91/263/ EEC and 92/31/ EEC and 93/68/EEC
- 73/23/EEC Low Voltage Equipment Directive, amended by 93/68/EEC

The compliance of the above named product to which this declaration relates is in conformity with the following standards or other normative documents where relevant:

- EN 61000-6-2:2005+AC:2005 Electromagnetic compatibility (EMC):  
Generic standards - Immunity for industrial environments
- EN 61000-6-4:2007+A1:2011 Electromagnetic compatibility (EMC):  
Generic standards - Emission standard for industrial environments
- EN 61010-1: 2010 Safety Requirements for Electrical Equipment for Measurement,  
Control and Laboratory Use

For and on behalf of **Surface Concept GmbH**

Mainz,.....01.07.2018.....  
(Date)

Legal Signature.....  
(Dr. Andreas Oelsner)

This declaration does not represent a commitment to features or capabilities of the instrument. The safety notes and regulations given in the product related documentation must be observed at all times.

